On-line testing of multi-source noise-induced errors on the interconnects and buses of system-on-chips,

Y. Zhao, L. Chen, S. Dey, "On-line testing of multi-source noise-induced errors on the interconnects and buses of system-on-chips," in Global Semiconductors, Vol. 4, pp.94-97, May 2003.