Fast Performance Analysis of Bus-based System-on-Chip Communication Architectures
K.Lahiri, A.Raghunathan, S.Dey,"Fast Performance Analysis of Bus-based System-on-Chip Communication Architectures", in Proc. Intl. Conf. on Computer-Aided Design, pp.566-572, San Jose, November 1999.