Evaluating and Improving Transient Error Tolerance of CMOS Digital VLSI Circuits
Chong Zhao, Sujit Dey, "Evaluating and Improving Transient Error Tolerance of CMOS Digital VLSI Circuits," in Proceedings of the International Test Conference 2006 (ITC), pp.29.1, October 2006, Santa Clara, California.