Design of High-Performance System-on-Chips using Communication Architecture Tuners

K.Lahiri, A.Raghunathan, S.Dey, "Design of High-Performance System-on-Chips using Communication Architecture Tuners", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.23, no.5, pp. 620-636, May 2004